LISTING OF THE CLAIMS (1-25)

Claim 1 (currently amended): A semiconductor device comprising: a plurality of <u>multilevel</u> flash memory cells, wherein said cells have <u>more-than two storage conditions one erased state and three programmed states</u>; and

wherein said cells are programmable from a first nonerasedprogrammed state directly to a second programmed state by writing two bits of information to the cell being programmed.

Claim 2 (original): The semiconductor device as described in Claim 1 further comprising a page buffer, wherein said page buffer is for combining existing cell storage conditions with new partial page information.

Claim 3 (original): The semiconductor device as described in Claim 2 wherein said page buffer comprises pre-charged registers.

Claim 4 (original): The semiconductor device as described in Claim 2 further comprising logic to combine said existing cell storage conditions with said new partial page information.

Claim 5 (original): The semiconductor device as described in Claim 4 wherein said logic is operable to produce allowable partial page program transitions.

Claim 6 (currently amended): A method of programming a partial page in a multi level flash device comprising:

- a) presenting new programming information to said device; and
- b) reading existing cell storage conditions from said device;
- c) combining said existing cell storage conditions with programming information to produce new information; and [[b]]d) programming said new information [[in]]into said device, without an interposing erase operation.

Claim 7 (cancelled)

Claim 8 (original): The method as described in Claim 6 wherein said reading is automatically performed internally to said device.

Serial No.: 10/074,495

01/08/2004 21:18 4089389069 WAGNER MURABITO HAO PAGE 08/15

Claim 9 (original): The method as described in Claim 6 wherein said existing cell storage conditions are copied into a page buffer.

Claim 10 (cancelled)

Claim 11 (priginal): The method as described in Claim [[10]]6 further wherein said combining is automatically performed internally to said device.

Claim 12 (priginal): The method as described in Claim [[10]]6 wherein said combining is performed in memory external to said device.

Claim 13 (original): The method as described in Claim [[10]]6 further wherein said combining takes place in a page buffer.

Claim 14 (currently amended): A semiconductor device comprising: a plurality of flash memory cells, wherein said cells have more than two storage conditions conditions one erased state and three programmed states; and

wherein said cells are programmable from a first nonerasedprogrammed state to a second programmed state without an interposing erase operation by writing two bits of information to the cell being programmed.

Claim 15 (original): The semiconductor device as described in Claim 14 further comprising a page buffer, wherein said page buffer is for combining existing cell storage conditions with new partial page information.

Claim 16 (driginal): The semiconductor device as described in Claim 14 further comprising logic to combine said existing cell storage conditions with said new partial page information.

Claim 17 (criginal): The semiconductor device as described in Claim 16 wherein said logic is operable to produce allowable partial page program transitions.

Claim 18 (currently amended): A semi conductor device comprising: a bus;

a plurality of external ports for receiving programming information coupled to said bus;

Serial No.: 10/074,495

- a plurality of memory cells, for the non-volatile storing of two bits of information, wherein said memory cells have more than two storage states conditions one erased state and three programmed states, and are coupled to said bus;
- a page buffer, for combining new programming information with previously stored information to produce program verify information, wherein said page buffer is composed of pre-charged registers coupled to said bus; and
- a state machine for placing new said programming information into said page buffer coupled to said bus;

said state machine also for placing previously stored information into said page butter;

said state machine also for programming said program verify information into said memory cells by writing two bits of information to the cell being programmed.

- Claim 19 (currently amended): A computer system comprising:
 - a processor coupled to a bus;
- a first multi level cell flash memory coupled to said bus; and

wherein said computer system contains instructions which when implemented perform a method of programming a partial page in said first multI level cell tlash memory, said method comprising:

- a) presenting new programming information to said first multilevel cell flash memory;
 - b) reading existing cell storage conditions from said device;
 c) combining said existing cell storage conditions with
- programming information to produce new information; and
- [[b]]d programming said new information [[in]] into said first multi level cell flash memory, without an interposing erase operation.

Claim 20 (canceled)

Claim 21 (currently amended): The method as described in Claim [[20]]19 wherein said reading is automatically performed internally to said first multi level cell flash memory.

Claim 22 (criginal): The method as described in Claim [[20]]19 wherein said existing cell storage conditions are copied into a page buffer.

Claim 23 (canceled)

Serial No.: 10/074,495

01/08/2004 21:18 4089389069 WAGNER MURABITO HAO PAGE 10/15

Claim 24 (original): The method as described in Claim [[23]]19 further wherein said combining is automatically performed internally to said first multi level cell flash memory.

Claim 25 (priginal): The method as described in Claim 22 wherein said computer system further comprises a second memory connected to said bus, and wherein said combining is performed in said second memory.